Xilinx 1000BASE-X Uživatelský manuál Strana 91
- Strana / 230
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
Ethernet 1000BASE-X PCS/PMA or SGMII v9.1 www.xilinx.com 91
UG155 March 24, 2008
Clock Sharing Across Multiple Cores with RocketIO
R
Figure 7-7: Clock Management - Multiple Core Instances, Virtex-5 RocketIO GTP
Transceivers for 1000BASE-X
Ethernet 1000BASE-X
PCS/PMA or
SGMII core
userclk
userclk2
Virtex-5
GTP
RocketIO
(0)
CLKIN
rocketio_wrapper_gtp_tile
Virtex-5
GTP
RocketIO
(1)
Ethernet 1000BASE-X
PCS/PMA or
SGMII core
userclk
userclk2
userclk2
(125 MHz)
BUFG
TXUSRCLK0
TXUSRCLK20
RXUSRCLK0
RXUSRCLK20
TXUSRCLK1
TXUSRCLK21
RXUSRCLK1
RXUSRCLK21
clkin
(125MHz)
REFCLKOUT
component_name_block
(Block Level)
Ethernet 1000BASE-X
PCS/PMA or
SGMII core
userclk
userclk2
Virtex-5
GTP
RocketIO
(0)
Virtex-5
GTP
RocketIO
(1)
Ethernet 1000BASE-X
PCS/PMA or
SGMII core
userclk
userclk2
TXUSRCLK0
TXUSRCLK20
RXUSRCLK0
RXUSRCLK20
TXUSRCLK1
TXUSRCLK21
RXUSRCLK1
RXUSRCLK21
REFCLKOUT
component_name_block
(Block Level)
NC
IBUFGDS
IPAD
brefclkp
IPAD
brefclkn
CLKIN
rocketio_wrapper_gtp_tile
rocketio_wrapper_gtp
rocketio_wrapper_gtp
- LogiCORE™ IP 1
- Ethernet 1000BASE-X 1
- PCS/PMA or SGMII v9.1 1
- Revision History 2
- Table of Contents 3
- Chapter 10: Auto-Negotiation 5
- Appendix B: Core Latency 7
- Appendix F: Debugging Guide 7
- Schedule of Figures 9
- Schedule of Tables 13
- About This Guide 15
- Conventions 16
- Online Document 17
- Preface: About This Guide 18
- IP core 19
- Additional Core Resources 20
- Technical Support 20
- Feedback 20
- Document 21
- Chapter 1: Introduction 22
- Core Architecture 23
- GMII Block 24
- PCS Transmit Engine 24
- RocketIO Interface Block 25
- 8B/10B Decoder 26
- Receiver Elastic Buffer 26
- TBI Block 26
- 8B/10B Encoder 26
- Core Interfaces 27
- Chapter 2: Core Architecture 28
- Client Side Interface 31
- Common Signal Pinout 33
- Signal Direction Description 35
- Physical Side Interface 36
- Chapter 3 39
- Select Standard 40
- Core Functionality 40
- Physical Interface 41
- MDIO Management Interface 41
- RocketIO Tile Configuration 43
- Output Generation 44
- Designing with the Core 45
- Design Guidelines 50
- Write an HDL Application 51
- Synthesize your Design 51
- Create a Bitstream 51
- Know the Degree of Difficulty 51
- Keep it Registered 52
- Use Supported Design Flows 52
- Chapter 5 53
- GMII Reception 54
- Frame Reception with Errors 55
- False Carrier 56
- Bit[0]: Link Status 56
- Bit[1]: Link Synchronization 56
- GMII Transmission 57
- Overview 59
- Implementing External GMII 61
- GMII Receiver Logic 66
- The Ten-Bit Interface 69
- Receiver Logic 70
- Ten-Bit-Interface Logic 71
- Method 2 74
- Block Level 77
- 1000BASE-X with RocketIO 79
- (Block Level from 84
- Transceivers for 1000BASE-X 91
- Chapter 8 95
- Analysis 96
- Closely Related Clock Sources 98
- UG155 March 24, 2008 100
- '0' 102
- '1' 102
- Virtex-5 RocketIO GTP Wizard 103
- REFCLKOUT 104
- Virtex-5 RocketIO GTX Wizard 105
- Virtex-II Pro Devices 107
- Virtex-4 FX Devices 109
- Virtex-5 LXT and SXT Devices 111
- Virtex-5 FXT Devices 113
- Configuration and Status 115
- MDIO Transactions 116
- MDIO Addressing 117
- Register Address (REGAD) 118
- Management Registers 119
- Register 0: Control Register 120
- Register 1: Status Register 122
- Register 8: Next Page Receive 127
- Register 15: Extended Status 128
- Register 0: SGMII Control 135
- Register 1: SGMII Status 137
- Optional Configuration Vector 151
- Auto-Negotiation 153
- SGMII Standard 155
- 1000BASE-X Standard 156
- Simulating Auto-Negotiation 156
- SGMII Standards 157
- Operation of the Core 158
- Constraining the Core 161
- Clock Period Constraints 162
- Setting MGT Attributes 162
- Constraints 163
- MGT Placement Constraints 165
- Switching Constraints 168
- Ten-Bit Interface Constraints 168
- TBI Input Setup/Hold Timing 170
- Virtex-4 Devices 171
- GMII IOB Constraints 173
- GMII Input Setup/Hold Timing 174
- Virtex-4 devices 175
- Virtex-5 devices 175
- Virtex-4 or Virtex-5 Devices 176
- = 8 - 6.501 177
- = 1.499 ns 177
- = 7.893 - 8 177
- = -0.107 ns 177
- Interfacing to Other Cores 179
- Switching) Functionality 185
- IOB LOGIC 187
- Special Design Considerations 197
- Loopback 199
- Transceivers 199
- Implementing the Design 201
- Implementation 202
- Static Timing Analysis 203
- Generating a Bitstream 203
- Generating a Simulation Model 203
- Using the Model 203
- Virtex-5 Devices 204
- Interoperability 205
- Transmit Path Latency 207
- Receive Path Latency 207
- Appendix C 209
- 1000BASE-X State Machines 211
- Start of Frame Encoding 212
- Reception of the Even Case 213
- The Odd Transmission Case 213
- Reception of the Odd Case 214
- End of Frame Encoding 215
- Appendix E 219
- 5000 x 18 = 90000 bytes 220
- Virtex-4 FX 221
- 122 - Overflow Mark 222
- 6 - Underflow Mark 222
- Rx Elastic Buffer 223
- Clock Correction 224
- Jumbo Frame Reception 226
- Debugging Guide 227
- RocketIO Transceiver Specific 229
Související produkty a manuály pro Hardware Xilinx 1000BASE-X
Hardware Xilinx Virtex-5 FPGA ML561 Uživatelský manuál
(140 stránky)
(140 stránky)
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.079 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce